Overview
In this workshop, you will perform high-level design steps necessary to synthesize, analyze, and verify a multi-voltage design with shutdown requirements using the IEEE 1801 UPF-based Synopsys Eclypse Low-Power Flow. You will:
Identify the library requirements to implement a MV low-power design
Create, modify, interpret, and apply power-intent (UPF) files
Correctly specify PVT requirements for MV low-power optimizations
Perform low-power RTL synthesis using top-down and hierarchical UPF methodologies
Generate a gate level design that is MV-clean
Insert power-domain aware scan chains
Check for logic equivalence of RTL and gate-level designs
Conduct static timing analysis on the pre-layout design
Analyze average and peak power consumptions
Verify the results of running MV rule checks on the gate-level design
?
Objectives
At the end of this workshop, using the Front-End Synopsys Eclypse Low-Power Flow, you should be able to perform the following high-level design objectives:
Create, interpret, and apply UPF files that capture the stated power intent requirements
Synthesize designs for the power intent and power-optimization requirements using both top-down and hierarchical UPF methodologies
Describe the effect of performing a supply-net-aware always-on synthesis
Insert scan chains taking into account the existing power domains while minimizing switching activity
Ensure that the gate-level design is MV clean
Ensure equivalence checking of logic functionality between RTL and gate- level using the design and UPF files
Perform static timing analysis
Generate peak and average power analysis reports/waveforms
Analyze gate-level design for MV rule violations
Write out all needed files for physical implementation
Audience Profile
Logic design and/or verification engineers who have a need to implement, analyze, and verify designs requiring the lowest possible power consumption using the Synopsys Front-End Eclypse Low Power Flow. CAD Engineers and Managers responsible for Low Power flow will also find this workshop beneficial.
?
Prerequisites
To benefit the most from the material presented in this workshop, students need:
?
A basic working knowledge of Synopsys Design Compiler and PrimeTime tools. Working knowledge of the other Synopsys tools used (list at the end of course description) in the workshop is desirable, but not required, to complete this workshop
An awareness of the basics of low-power design techniques. This workshop teaches how to implement these techniques
Course Outline
?
?
1.
Introduction to Low Power Solution
Specifying Power Intent: UPF (Lab)
RTL Synthesis (Lab)
Hierarchical UPF Flow and DFT (Lab)
2.
Lab-4: Hierarchical UPF Flow and DFT (Lab Contd.)
Logic Equivalence Checking (Lab)
Static Timing and Power Analysis (Lab)
Multi Voltage Rule Checking (Lab)?
|
主站蜘蛛池模板：
国产精品无码国模私拍视频|
久久国产精品久久久|
精品无码国产污污污免费网站|
欧美精品一区二区三区视频|
亚洲国产精品特色大片观看完整版|
国产精品美女久久久久AV福利|
国产精品自在线拍国产|
亚洲国产精品一区二区第一页免
|
国产精品视频网|
亚洲精品美女久久777777|
国精品无码A区一区二区|
国产精品莉莉欧美自在线线
|
无码日韩精品一区二区免费|
久久久精品久久久久特色影视|
777被窝午夜精品影院|
99精品久久久久中文字幕|
久久水蜜桃亚洲av无码精品麻豆|
四虎影视永久在线精品免费|
国产午夜精品理论片|
99久久精品费精品国产|
国产成人无码久久久精品一|
亚洲国产婷婷综合在线精品|
国产三级精品三级|
国内精品久久久久影院日本|
91精品国产91久久综合|
在线观看国产精品普通话对白精品|
中文字幕亚洲综合精品一区|
日韩精品一区二区三区影院|
亚洲国产主播精品极品网红
|
久久亚洲欧美国产精品|
午夜国产精品无套|
免费国产在线精品一区|
久久精品国产一区二区|
精品久久久久中文字幕一区|
麻豆精品视频在线观看91|
国产精品久久久久久搜索|
久久精品无码专区免费东京热|
一本一道精品欧美中文字幕|
欧美国产精品久久高清|
人妻偷人精品成人AV|
freesexvideos精品老师毛多|
